

EDUCATION	Graduate School of Information Science and Technology, The University of Tokyo	Tokyo, Japan
	<i>M.S. in Information Physics and Computing</i>	Apr 2024 - Mar 2026 (<i>expected</i>)
	<ul style="list-style-type: none">• Supervisor: Prof. Hiroshi Nakamura• Advisor: Assoc. Prof. Hideki Takase• Research area: Hardware Security and Computer Architecture	
	Faculty of Engineering, The University of Tokyo	Tokyo, Japan
	<i>B.E. in Mathematical Engineering and Information Physics</i>	Apr 2020 - Mar 2024
	<ul style="list-style-type: none">• Undergraduation Thesis “Differential Circular Polarization Measurement for Detecting Human Sweat Gland Response to Sub-Terahertz Waves”<ul style="list-style-type: none">– Supervisor: Assoc. Prof. Yasuaki Monnai– Research area: Terahertz Wave Technology and Biomedical Engineering	
PUBLICATIONS AND PRESENTATIONS	Paper Peer Reviewed	
	<ol style="list-style-type: none">1. Takuya Kojima, Masaki Morita, Hideki Takase and Hiroshi Nakamura, “An Open-Source Framework for Efficient Side-Channel Analysis on Cryptographic Implementations”, <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, doi: 10.1109/TCAD.2026.3654878	
	Japanese Domestic Conferences Non-Peer Reviewed	
	<ol style="list-style-type: none">1. Masaki Morita, Takuya Kojima, Haruto Ishii, Hideki Takase, and Hiroshi Nakamura, “Optimizing Deep Learning Based Side-Channel Attacks Methods by Preprocessing Based on Autoencoder” <i>Technical Report (HWS)</i>, Naha, Okinawa, March 2025.2. Masaki Morita, Takuya Kojima, Hideki Takase, and Hiroshi Nakamura, “An Autoencoder-based Compression for a faster DL-SCA”, <i>Cross-Disciplinary workshop on computing Systems, Infrastructures, and programming(xSIG)</i>, Takamatsu, Kagawa, August 2025 (Poster)	
	International Conferences Peer Reviewed	
	<ol style="list-style-type: none">1. Masaki Morita, Takuya Kojima, Haruto Ishii, Hideki Takase and Hiroshi Nakamura, “A Data Compression Method for DL-SCAs using Denoising Autoencoders”, <i>IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL Chips 28)</i>, Tokyo, Japan, April 2025. (Poster)2. Masaki Morita, Takuya Kojima, Haruto Ishii, Hideki Takase and Hiroshi Nakamura, “A Denoising Preprocess Method for Side-Channel Attacks Using Autoencoders”, <i>2025 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)</i>, San Jose, United States of America, May 2025. (Presentation and Demonstration)	
AWARDS AND HONORS	<ul style="list-style-type: none">• Featured Poster Award, COOL Chips 28, April 2025	

SCHOLARSHIPS	Funai Overseas Scholarship Sep 2026 - Aug 2028 <ul style="list-style-type: none"> • 2 years scholarship for Ph.D study abroad provided by Funai Foundation for Information Technology • Tuition: Up to 14,000 USD/year • Medical insurance: Full coverage • Living expenses: Up to 36,000 USD/year
	Fulbright Scholarship Sep 2026 - Aug 2028 <ul style="list-style-type: none"> • Designated as a principal candidate for a 2026 Fulbright grant • 1 years scholarship for Ph.D study abroad provided by Japan-United States Educational Commission (JUSEC) • Declined due to non-concurrent funding policy.
PROFESSIONAL EXPERIENCES	Teaching Assistant, The University of Tokyo Tokyo, Japan Apr 2024 - Present <ul style="list-style-type: none"> • Assisted in the lab course “Introduction of Digital Circuits” for undergraduate students. • Instructed students on the use of FPGA boards and programming in VHDL. • Provided support in debugging and troubleshooting digital circuit designs.
	ookami Co., Ltd. Tokyo, Japan Jul 2024 - Dec 2024 <ul style="list-style-type: none"> • Designed and implemented APIs and managed backend data systems • Collaborated with front-end developers to integrate user-facing elements with server-side logic. • Proposed and discussed feature ideas in team meetings to improve product functionality and user experience. • Led and coordinated work among fellow interns to streamline development and ensure timely delivery.